Code like this appears in two previous questions above:
MOV R0, R1 ADD R2, R1
In a CPU with the "three-register format", these two instructions can be replaced with the single instruction
ADD R0, R2, R1