b) We probably want the asynchronous reset to reset the master-stage flip-flop
inside the SR flip-flop, so that if J=K=0, we get a zero for the next cycle.
But this wasn't required for this exam question and the question actually
biases it towards the simpler solution, which is: